View ICS43001AI22L_875576.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
FEATURES
* One 3.3V or 2.5V LVPECL output pair and one LVCMOS/LVTTL output * Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input * VCO range: 490MHz - 640MHz * Output frequency range: 490MHz - 640MHz * Supports the following applications: SONET, Ethernet, Fibre Channel, Serial ATA, and HDTV * RMS phase jitter @ 125MHz (1.875MHz - 20MHz): 0.5ps (typical) * Full 3.3V or 2.5V supply modes * -40C to 85C ambient operating temperature
GENERAL DESCRIPTION
The ICS843001I-22 is a a highly versatile, low phase noise LVPECL/LVCMOS Synthesizer HiPerClockSTM which can generate low jitter reference clocks for a variety of communications applications and is a member of the HiPerClocksTM family of high performance clock solutions from ICS. The dual crystal interface allows the synthesizer to support up to two communications standards in a given application (i.e. 1GB Ethernet with a 25MHz crystal and 1Gb Fibre Channel using a 25.5625MHz cr ystal). The r ms phase jitter performance is typically less than 1ps, thus making the device acceptable for use in demanding applications such as OC48 SONET and 10Gb Ethernet. The ICS843001I-22 is packaged in a small 24-pin TSSOP package.
IC S
CONTROL INPUT FUNCTION TABLE
Control Input OE 0 1 FLOAT Q/nQ High-Z High-Z Active Outputs REF_OUT High-Z Active High-Z
* Available in both, Standard and RoHS/Lead-Free compliant packages
PIN ASSIGNMENT
VCCO_LVCMOS N0 N1 N2 VCCO_LVPECL Q nQ VEE VCCA VCC XTAL_OUT1 XTAL_IN1 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 REF_OUT VEE OE M2 M1 M0 MR SEL1 SEL0 CLK XTAL_IN0 XTAL_OUT0
BLOCK DIAGRAM
3
N2:N0 SEL0 Pulldown SEL1 Pulldown
ICS843001I-22
N 000 001 010 011 100 101 110 111 /1 /2 /3 /4 (default) /5 /6 /8 /10
XTAL_IN0
OSC
XTAL_OUT0
00
11
24-Lead TSSOP 4.40mm x 7.8mm x 0.92mm package body G Package Top View
Q nQ
XTAL_IN1
OSC
XTAL_OUT1
Pulldown
01
Phase Detector
VCO
490MHz -640MHz
10 01 00
CLK
10 11
000 001 010 011 100 101
M /18 /22 /24 /25 /32 (default) /40
MR M2:M0
Pulldown
3
REF_OUT
OE
Pullup/Pulldown
843001AGI-22
www.icst.com/products/hiperclocks.html
1
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Type Description Output supply pins. Pullup Output divider select pins. Default value = /4. Pulldown LVCMOS/LVTTL interface levels. See Table 3C. Differential output pair. LVPECL interface levels. Negative supply pin. Analog supply pin. Core supply pin. Parallel resonant cr ystal interface. XTAL_OUT1 is the output, XTAL_IN1 is the input. Parallel resonant cr ystal interface. XTAL_OUT0 is the output, XTAL_IN0 is the input. Pulldown LVCMOS/LVTTL clock input. Pulldown Input MUX select pins. LVCMOS/LVTTL interface levels. See Table 3D. Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true output Q to go low and the inver ted output nQ Pulldown to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. Pulldown Feedback divider select pins. Default value = /32. LVCMOS/LVTTL interface levels. See Table 3B. Pullup 3-State clock output enable, (High/Low/Float). See page 1, Control Input Function Table. Reference clock output. LVCMOS/LVTTL interface levels.
TABLE 1. PIN DESCRIPTIONS
Number 1, 5 2, 3 4 6, 7 8, 23 9 10 11 12 13 14 15 16, 17 18 19, 20 21 22 24 Name VCCO_LVCMOS, VCCO_LVPECL N0, N1 N2 Q, nQ VEE VCCA VCC XTAL_OUT1, XTAL_IN1 XTAL_OUT0, XTAL_IN0 CLK SEL0, SEL1 MR M0, M1 M2 OE REF_OUT
Power Input Input Ouput Power Power Power Input Input Input Input Input Input Input Input Output
NOTE: Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN RPULLDOWN RPULLUP Rout Parameter Input Capacitance Input Pulldown Resistor Input Pullup Resistor Output Impedance REF_CLK Test Conditions Minimum Typical 4 51 51 15 Maximum Units pF k k
843001AGI-22
www.icst.com/products/hiperclocks.html
2
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Output Frequency (MHz) 74.25 70 74.25 200 74.1758245 155.52 77.76 622.08 311.04 156.25 250 125 62.5 100 150 75 106.25 212.5 159.375 187.5 HDTV Processor HDTV SONET SONET SONET SONET 10 GigE Ethernet 1 GigE 1 GigE PCI Express SATA SATA Fibre Channel 1 4 Gig Fibre Channel 10 Gig Fibre Channel 12 Gig Ethernet
TABLE 3A. COMMON CONFIGURATIONS TABLE
Input Reference Clock (MHz) 27 22.4 24.75 25 14.8351649 19.44 19.44 19.44 19.44 19.53125 20 25 25 25 25 25 26.5625 26.5625 26.5625 31.25 M Divider Value 22 25 24 24 40 32 32 32 32 32 25 25 25 24 24 24 24 24 24 18 N Divider Value 8 8 8 3 8 4 8 1 2 4 2 5 10 6 4 8 6 3 4 3 VCO (MHz) 594 560 59 4 60 0 593.4066 622.08 622.08 622.08 622.08 625 500 625 625 60 0 600 60 0 637.5 637.5 637.5 562.5 Application HDTV
TABLE 3B. PROGRAMMABLE M OUTPUT DIVIDER FUNCTION TABLE
Inputs M2 0 0 0 0 1 1 M1 0 0 1 1 0 0 M0 0 1 0 1 0 1 M Divider Value 18 22 24 25 32 40 Input Frequency (MHz) Minimum 27.22 22.27 20.41 19.6 15.31 12.25 Maximum 35.56 29.09 26.67 25.6 20 16
TABLE 3C. PROGRAMMABLE N OUTPUT DIVIDER FUNCTION TABLE
Inputs N2 0 0 0 0 1 1 1 1 N1 0 0 1 1 0 0 1 1 N0 0 1 0 1 0 1 0 1 N Divide Value 1 2 3 4
(default)
5 6 8 10
TABLE 3D. BYPASS MODE FUNCTION TABLE
Inputs SEL1 0 0 1 1
843001AGI-22
SEL0 0 1 0 1
Reference Input XTAL0 XTAL1 CLK CLK
PLL Mode Active Active Active Bypass
www.icst.com/products/hiperclocks.html
3
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
4.6V -0.5V to VCC + 0.5V 50mA 100mA -0.5V to VCCO + 0.5V 70C/W (0 lfpm) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC Inputs, VI Outputs, IO (LVPECL) Continuous Current Surge Current Outputs, VO (LVCMOS) Package Thermal Impedance, JA Storage Temperature, TSTG
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCA = VCCO_LVCMOS, VCCO_LVPECL= 3.3V10%, TA = -40C TO 85C
Symbol VCC VCCA VCCO_LVPECL, VCCO_LVCMOS IEE ICCO Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Output Supply Current Test Conditions Minimum 2.97 2.97 2.97 Typical 3.3 3. 3 3. 3 Maximum 3.63 3.63 3.63 160 8 Units V V V mA mA
TABLE 4B. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCA = VCCO_LVCMOS, VCCO_LVPECL = 2.5V5%, TA = -40C TO 85C
Symbol VCC VCCA Parameter Core Supply Voltage Analog Supply Voltage Test Conditions Minimum 2.375 2.375 2.375 Typical 2.5 2.5 2.5 Maximum 2.625 2.625 2.625 155 8 Units V V V mA mA
VCCO_LVPECL, Output Supply Voltage VCCO_LVCMOS IEE ICCO Power Supply Current Output Supply Current
843001AGI-22
www.icst.com/products/hiperclocks.html
4
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Test Conditions VCC = 3.3V 10% VCC = 2.5V 5% Minimum Typical 2 1.7 Maximum VCC + 0.3 VCC + 0.3 Units V V V V VCC = 3.3V 10% -0.3 -0.3 0.8 0.7 150 5 V V A A A VCC = 2.5V 5% VCC = VIN = 3.63V or 2.625V VCC = VIN = 3.63V or 2.625V
TABLE 4C. LVCMOS / LVTTL DC CHARACTERISTICS, VCC = VCCA = VCCO_LVCMOS = 3.3V10% OR 2.5V5%, TA = -40C TO 85C
Symbol VIH VIM VIL Parameter Input High Voltage Input Medium Voltage Input Low Voltage CLK, SEL0, SEL1, MR, M0, M1, N2, OE M2, N0, N1
IIH
Input High Current Input Medium Current Input Low Current
IIM
CLK, SEL0, SEL1, MR, M0, M1, N2, OE M2, N0, N1, OE
VCC = 3.63V or 2.625V, VIN = 0V VCC = 3.63V or 2.625V, VIN = 0V VCCO_LVCMOS = 3.63V
-5 -150 2.6
A A V V 0.5 V
IIL
VCCO_LVCMOS = 2.625V 1.8 VCCO_LVCMOS = 3.63V VOL Output Low Voltage: Note 1 or 2.625V NOTE 1: Outputs terminated with 50 to VCCO _LVCMOS/2. See Parameter Measurement Information Section, "Output Load Test Circuit Diagram".
VOH
Output High Voltage; NOTE 1
TABLE 4D. LVPECL DC CHARACTERISTICS, VCC = VCCA = VCCO_LVPECL = 3.3V10% OR 2.5V5%, TA = -40C TO 85C
Symbol VOH VOL VSWING Parameter Output High Voltage; NOTE 1 Output Low Voltage; NOTE 1 Peak-to-Peak Output Voltage Swing Test Conditions Minimum VCCO - 1.4 VCCO - 2.0 0.6 Typical Maximum VCCO - 0.9 VCCO - 1.7 1. 0 Units V V V
NOTE 1: Outputs terminated with 50 to VCCO_LVPECL - 2V.
TABLE 5. CRYSTAL CHARACTERISTICS
Parameter Mode of Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance Drive Level NOTE: Characterized using an 18pF parallel resonant crystal. 14 Test Conditions Minimum Typical Maximum 35.55 50 7 1 Units MHz MHz pF mW Fundamental
843001AGI-22
www.icst.com/products/hiperclocks.html
5
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Test Conditions Minimum 14 DC Typical Maximum 35.55 250 Units MHz MHz
TABLE 6. INPUT FREQUENCY CHARACTERISTICS, VCC = VCCA = VCCO_LVCMOS, VCCO_LVPECL= 3.3V10%, TA = -40C TO 85C
Symbol Parameter fIN Input Frequency CL K
SEL1 = 1, SEL0 = 0 SEL1 = 1, SEL0 = 0
TABLE 7A. AC CHARACTERISTICS, VCC = VCCA = VCCO_LVCMOS, VCCO_LVPECL = 3.3V10%, TA = -40C TO 85C
Symbol fOUT Parameter Output Frequency RMS Phase Jitter, (Random); NOTE 1 PLL VCO Lock Range Output Rise/Fall Time Q/nQ REF_OUT Test Conditions Minimum 49 125MHz (1.875MHz - 20MHz) 490 20% to 80% 200 200 45 44 0.5 640 500 700 55 56 Typical Maximum 640 Units MHz ps MHz ps ps % %
tjit(O)
fVCO t R / tF
Q/nQ odc Output Duty Cycle REF_OUT NOTE 1: Phase jitter using a cr ystal interface.
250MHz
TABLE 7B. AC CHARACTERISTICS, VCC = VCCA = VCCO_LVCMOS, VCCO_LVPECL= 2.5V5%, TA = -40C TO 85C
Symbol fOUT Parameter Output Frequency RMS Phase Jitter, (Random); NOTE 1 PLL VCO Lock Range Output Rise/Fall Time Q/nQ REF_OUT Test Conditions Minimum 49 125MHz (1.875MHz - 20MHz) 490 20% to 80% 200 300 45 44 0.5 640 500 800 55 56 Typical Maximum 640 Units MHz ps MHz ps ps % %
tjit(O)
fVCO t R / tF
Q/nQ odc Output Duty Cycle REF_OUT NOTE 1: Phase jitter using a cr ystal interface.
250MHz
843001AGI-22
www.icst.com/products/hiperclocks.html
6
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
TYPICAL PHASE NOISE
AT
125MHZ
0 -10 -20 -30 -40 -50
10Gb Ethernet Filter 125MHz
RMS Phase Jitter (Random) 1.875MHz to 20MHz = 0.5ps (typical)
NOISE POWER dBc Hz
-60 -70 -80 -90 -100 -110
Raw Phase Noise Data
-120 -130 -140 -150 -160 -170 -180 -190 100 1k
Phase Noise Result by adding a 10Gb Ethernet Filter to raw data
10k 100k
1M
10M
100M
OFFSET FREQUENCY (HZ)
843001AGI-22
www.icst.com/products/hiperclocks.html
7
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
2V
1.6510%
VCC, VCCA, VCCO_LVPECL
Qx
SCOPE
VCC, VCCA, VCCO_LVCMOS
Qx
SCOPE
LVPECL
VEE
nQx
LVCMOS
VEE
-1.3V0.33V
-1.65V10%
3.3V LVPECL OUTPUT LOAD AC TEST CIRCUIT
2V
3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT
1.25V5%
VCC, VCCA, VCCO_LVPECL
Qx
SCOPE
VCC, VCCA, VCCO_LVCMOS
Qx
SCOPE
LVPECL
nQx
LVCMOS
VEE
VEE
-0.5V 0.125V
-1.25V5%
2.5V LVPECL OUTPUT LOAD AC TEST CIRCUIT
2.5V LVCMOS OUTPUT LOAD AC TEST CIRCUIT
Phase Noise Plot
Noise Power
V
CCO_LVCMOS
REF_OUT
2
t PW
Phase Noise Mask
t
PERIOD
odc =
f1 Offset Frequency f2
t PW t PERIOD
x 100%
RMS Jitter = Area Under the Masked Phase Noise Plot
RMS PHASE JITTER
843001AGI-22
LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
www.icst.com/products/hiperclocks.html
8
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
nQ Q
t PW
t
PERIOD
80% 20% tR
80% 20% tF
Clock Outputs
x 100%
odc =
t PW t PERIOD
LVPECL OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
LVCMOS OUTPUT RISE/FALL TIME
80% Clock Outputs
80% VSW I N G
20% tR tF
20%
LVPECL OUTPUT RISE/FALL TIME
843001AGI-22
www.icst.com/products/hiperclocks.html
9
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843001I-22 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VCC, VCCA, and VCCO_x should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10 resistor along with a 10F and a .01F bypass capacitor should be connected to each VCCA.
3.3V or 2.5V VCC .01F V CCA .01F 10F 10
FIGURE 1. POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
The ICS843001I-22 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 2 below were determined using a 26.5625MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.
XTAL_IN C1 22p X1 18pF Parallel Cry stal XTAL_OUT C2 22p
ICS843001I-22 ICS84332
Figure 2. CRYSTAL INPUt INTERFACE
843001AGI-22
www.icst.com/products/hiperclocks.html
10
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS INPUTS: OUTPUTS:
CRYSTAL INPUT: For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a 1k resistor can be tied from XTAL_IN to ground. CLK INPUT: For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a 1k resistor can be tied from the CLK input to ground. CONTROL PINS: All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1k resistor can be used. LVCMOS OUTPUT: All unused LVCMOS output can be left floating. We recommend that there is no trace attached. LVPECL OUTPUT All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.
TERMINATION FOR 3.3V LVPECL OUTPUT
The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.
3.3V 125
FOUT FIN
Zo = 50
125
Zo = 50
Zo = 50
FOUT
50 1 Z ((VOH + VOL) / (VCC - 2)) - 2 o 50 VCC - 2V RTT
FIN
Zo = 50 84 84
RTT =
FIGURE 3A. LVPECL OUTPUT TERMINATION
FIGURE 3B. LVPECL OUTPUT TERMINATION
843001AGI-22
www.icst.com/products/hiperclocks.html
11
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in Figure 4C.
TERMINATION FOR 2.5V LVPECL OUTPUT
Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 to VCC - 2V. For VCCO = 2.5V, the VCCO - 2V is very
2.5V 2.5V VCCO=2.5V R1 250 Zo = 50 Ohm + Zo = 50 Ohm 2,5V LVPECL Driv er R2 62.5 R4 62.5 R3 250
2.5V VCCO=2.5V Zo = 50 Ohm + Zo = 50 Ohm 2,5V LVPECL Driv er R1 50 R2 50
R3 18
FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE
FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE
2.5V VCCO=2.5V Zo = 50 Ohm + Zo = 50 Ohm 2,5V LVPECL Driv er R1 50 R2 50
FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE
843001AGI-22
www.icst.com/products/hiperclocks.html
12
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843001I-22. Equations and example calculations are also provided.
1. Power Dissipation. The total power dissipation for the ICS843001I-22 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VCC = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
* *
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 160mA = 554.4mW Power (outputs)MAX = 30mW/Loaded Output pair
Total Power_MAX (3.465V, with all outputs switching) = 554.4mW + 30mW = 584.4mW
2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125C.
The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65C/W per Table 8 below. Therefore, Tj for an ambient temperature of 85C with all outputs switching is: 85C + 0.584W * 65C/W = 123C. This is below the limit of 125C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).
TABLE 8. THERMAL RESISTANCE JA FOR 24-PIN TSSOP, FORCED CONVECTION
JA by Velocity (Meters per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 70C/W
1
65C/W
2.5
62C/W
843001AGI-22
www.icst.com/products/hiperclocks.html
13
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 5.
VCCO
Q1
VOUT RL 50 VCCO - 2V
FIGURE 5. LVPECL DRIVER CIRCUIT AND TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50 load, and a
termination voltage of V * - 2V. =V - 0.9V
CCO
For logic high, VOUT = V (V
CCO_MAX
OH_MAX
CCO_MAX
-V
OH_MAX
) = 0.9V =V - 1.7V
*
For logic low, VOUT = V (V
CCO_MAX
OL_MAX
CCO_MAX
-V
OL_MAX
) = 1.7V
Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. ))/R ] * (V - (V - 2V))/R ] * (V -V ) = [(2V - (V -V -V )= Pd_H = [(V OH_MAX CCO_MAX CCO_MAX OH_MAX OH_MAX CCO_MAX OH_MAX L CCO_MAX L [(2V - 0.9V)/50] * 0.9V = 19.8mW
Pd_L = [(V
OL_MAX
- (V
CCO_MAX
- 2V))/R ] * (V
L
CCO_MAX
-V
OL_MAX
) = [(2V - (V
CCO_MAX
-V
OL_MAX
))/R ] * (V
L
CCO_MAX
-V
OL_MAX
)=
[(2V - 1.7V)/50] * 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
www.icst.com/products/hiperclocks.html
14
843001AGI-22
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER RELIABILITY INFORMATION
TABLE 9. JAVS. AIR FLOW TABLE FOR 24 LEAD TSSOP
JA by Velocity (Meters per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 70C/W
1
65C/W
2.5
62C/W
TRANSISTOR COUNT
The transistor count for ICS843001I-22 is: 3881
843001AGI-22
www.icst.com/products/hiperclocks.html
15
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
24 LEAD TSSOP
PACKAGE OUTLINE - G SUFFIX
FOR
TABLE 10. PACKAGE DIMENSIONS
SYMBOL N A A1 A2 b c D E E1 e L aaa 0.45 0 -4.30 0.65 BASIC 0.75 8 0.10 -0.05 0.80 0.19 0.09 7.70 6.40 BASIC 4.50 Millimeters Minimum 24 1.20 0.15 1.05 0.30 0.20 7.90 Maximum
Reference Document: JEDEC Publication 95, MO-153
843001AGI-22
www.icst.com/products/hiperclocks.html
16
REV. A AUGUST 1, 2005
Integrated Circuit Systems, Inc.
ICS843001I-22
FEMTOCLOCKSTMCRYSTAL/LVCMOS-TO3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Marking Package 24 Lead TSSOP 24 Lead TSSOP 24 Lead "Lead-Free" TSSOP 24 Lead "Lead-Free" TSSOP Shipping Packaging tube 2500 tape & reel tube 2500 tape & reel Temperature -40C to 85C -40C to 85C -40C to 85C -40C to 85C
TABLE 11. ORDERING INFORMATION
Part/Order Number ICS843001AGI-22 ICS843001AGI-22T ICS843001AGI-22LF ICS843001AGI-22LFT ICS843001AI22 ICS843001AI22 ICS43001AI22L ICS43001AI22L
NOTE: Par ts that are ordered with an "LF" suffix to the par t number are the Pb-Free configuration and are RoHS compliant.
The aforementioned trademarks, HiPerClockS and FemtoClocks are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 843001AGI-22
www.icst.com/products/hiperclocks.html
17
REV. A AUGUST 1, 2005

▲Up To Search▲

Price & Availability of ICS43001AI22L

	To Download ICS43001AI22L Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .